A method of verification of combinatorial circuits
<back>